Difference between revisions of "Design of gem-gum on-chip factories"
(added raw notes) |
m |
||
Line 6: | Line 6: | ||
* (folding) | * (folding) | ||
* level0 splitup in hot and cold section | * level0 splitup in hot and cold section | ||
− | * power dissipation bottleneck | + | * power dissipation bottleneck - dynamic drag & breaking losses |
* threading by | * threading by | ||
* 3D fractal speedup | * 3D fractal speedup |
Revision as of 12:50, 1 February 2014
raw notes:
- level throughput balancing
- layer and stage ratios
- (folding)
- level0 splitup in hot and cold section
- power dissipation bottleneck - dynamic drag & breaking losses
- threading by
- 3D fractal speedup
- cooling & isolation
Although diamondoid mechanosynthesis works at room temperature cryogenic cooling will probably be employed just because it seems rather easy to do (see: "Diamondoid heat pump system") and error rates can be shrunken by many orders of magnitude.
Depending on whether general purpose mechanosynthetic fabricators or mill style fabricators (serial chain of tools with no spaces) are used predominantly more or less layers and channels for threading parts by are needed [?].
Component router systems
For the transport of unfinished product parts of different sizes from lower to higher assembly levels nanofactories may use routing structures (either with separate or merged multiplexing and de-multiplexing steps).
There are two in some respects similar yet in other respects very different steps where this can occur.
- when diamondoid molecular elements (DMEs) are transported from assembly level I to II
- when microcomponents are transported from assembly level II to III
For all the optional steps in convergent assembly (assembly level IV) the lower stages should be programmable/steerable enough that no further shuffling is required. (Depending on the programmability the lower stages may too be simplified.)
Since direct control of those systems would clog the IO bottleneck hirachical heterogenous nanomechanical computing system must be integrated in parallel (one layer might suffice). Temporary storage facilities for microcomponents are optional and may be more useful as seperate macroscopic entity.
[Todo: explain free space designs, analyze parallelism]